Course Staff
Course Convener: Prof John Fletcher, Room EET404, john.fletcher@unsw.edu.au

Lecturers: Prof John Fletcher
Tutors: TBC

Consultations: You are encouraged to ask questions on the course material during the online sessions or alternatively via the Open Learning website.

Keeping Informed: Announcements may be made during classes, via email (to your student email address) and/or via online learning and teaching platforms – in this course, we will use Moodle https://moodle.telt.unsw.edu.au/login/index.php. Please note that you will be deemed to have received this information, so you should take careful note of all announcements.

Course Details

Credits
This is a 6 UoC course and the expected workload is 12–14 hours per week throughout the 10 week term.

Contact Hours
PLEASE note that this course is primarily delivered ONLINE using the OpenLearning platform. There will be the equivalent of 2-3 hours of remote lecture-type contact with the course lecturer per week in a online lecture format (for example, Teams), 1 hour a week face-face with a tutor (or an online equivalent), and 9-15 hours of laboratory work (three-five 3hr labs) over the term. The first online lecture will be an introduction to the course and the OpenLearning site.

<table>
<thead>
<tr>
<th>Contact Hours</th>
<th>Day</th>
<th>Time</th>
<th>Location</th>
</tr>
</thead>
<tbody>
<tr>
<td>Remote lecture</td>
<td>Tuesday</td>
<td>1-2pm</td>
<td>Online</td>
</tr>
<tr>
<td>sessions</td>
<td>Thursday</td>
<td>9-11am</td>
<td></td>
</tr>
<tr>
<td>Tutorial sessions</td>
<td>Tuesday</td>
<td>4pm</td>
<td>Ainsworth G02</td>
</tr>
<tr>
<td></td>
<td>Wednesday</td>
<td>5pm</td>
<td>ElecEngG09</td>
</tr>
<tr>
<td></td>
<td></td>
<td>12pm</td>
<td>Online</td>
</tr>
<tr>
<td></td>
<td></td>
<td>4pm</td>
<td>RedC M032</td>
</tr>
<tr>
<td></td>
<td></td>
<td>5pm</td>
<td>RedC M032</td>
</tr>
<tr>
<td></td>
<td></td>
<td>2pm</td>
<td>BUS119</td>
</tr>
<tr>
<td></td>
<td>Thursday</td>
<td>4pm</td>
<td>Ainsworth202</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(rooms and times subject to change)</td>
<td></td>
</tr>
</tbody>
</table>
COVID19 - Important Health Related Notice

Your health and the health of those in your class is critically important. You must stay at home if you are sick or have been advised to self-isolate by NSW health or government authorities. Current alerts and a list of hotspots can be found here. **You will not be penalised for missing a face-to-face activity due to illness or a requirement to self-isolate.** We will work with you to ensure continuity of learning during your isolation and have plans in place for you to catch up on any content or learning activities you may miss. Where this might not be possible, an application for fee remission may be discussed.

If you are required to self-isolate and/or need emotional or financial support, please contact the Nucleus: Student Hub. If you are unable to complete an assessment, or attend a class with an attendance or participation requirement, please let your teacher know and apply for special consideration through the Special Consideration portal. To advise the University of a positive COVID-19 test result or if you suspect you have COVID-19 and are being tested, please fill in this form.

UNSW requires all staff and students to follow NSW Health advice. Any failure to act in accordance with that advice may amount to a breach of the Student Code of Conduct. Please refer to the Safe Return to Campus guide for students for more information on safe practices.

Context and Aims

Power electronic circuits are essential for a whole array of consumer and industrial products. At the low power end, these may include switched-mode regulated power supplies for handheld devices, TVs, light fittings, computers and other entertainment systems. At the high power end, there are diverse industrial applications in high voltage DC transmission, grid connections for wind generators and PV systems; Power supplies for telecommunication equipment, welding, furnaces, and smelting; Power electronic converters for variable-speed drives in automotive and railway traction and accessories, in steel rolling, textile, paper rolling mills, machine tools, robotic, disk and other automation drives, ship propulsion and positioning, aircraft actuators and navigation, to name a few. Electronic processing of electrical power for these applications also provides the means to control these processes to obtain certain desirable goals such as energy efficiency, better product quality and accurate control of the processes

The subject is primarily concerned with the wide range of power electronic converter circuits for AC-DC, DC-DC and DC-AC power conversion. The operating principles, design, characteristics, protection and application of these electronic power converter circuits are treated in detail, with the goal of equipping the students with capability to design, select and maintain such power supplies. The reliable, efficient, cost effective and appropriate converter for a particular application is usually foremost in the mind of a power electronics engineer.

This course also aims to equip the student with a basic understanding of modern power semiconductor devices, their strengths, and their switching and protection techniques. These
include power diodes, bipolar and MOSFET power transistors, other gate controlled devices such as thyristors, insulated-gate bipolar transistors (IGBT) and gate turn-off thyristors (GTO). Various important topologies of power converter circuits for specific types of applications are covered and analyzed. These include controlled and uncontrolled rectifiers, DC-DC converters and inverters. The course also equips student with ability to understand and analyze the qualities of waveforms at input and output ends of these converters. The quality of these waveforms is of major concern to users of modern power converter circuits and the utility authorities alike.

The course is intended for students who may want to work in environments where all aspects of the design, application and maintenance of power electronic converter circuits are envisaged. The course will familiarize students with the many diverse power semiconductor devices and their ancillary control circuits at both low and high power levels and prepare them with the requisite design and performance analysis skills for some of these circuits.

Assumed Knowledge
Pre-requisite courses are ELEC2134 (Circuits and System) or equivalent and ELEC2133 (a first course in Electronics) or equivalent. A good understanding of linear circuit theory and electronics is assumed. It will be assumed that the student will have the skills of analyzing RLC circuits with DC and AC inputs; skills of analysis of circuit dynamics with the help of Laplace operator, operation of some basic electronic circuits like diodes, transistors, basic gates and comparators will also be assumed.

Learning outcomes
At the conclusion of the course, the student is expected to:

1. have a basic understanding of modern power semiconductor devices, their strengths, and their switching and protection techniques. These include power diodes, bipolar and MOSFET power transistors, other gate-controlled devices such as thyristors, insulated-gate bipolar transistors (IGBT) and gate turn-off thyristors (GTO).

2. understand the operation and develop analysis skills of several important topologies of power converter circuits for specific types of applications. These include controlled and uncontrolled rectifiers, DC-DC converters and inverters.

3. understand and analyze the qualities of waveforms at input and output of these converters. The quality of these waveforms is of major concern to users of modern power converter circuits and the utility authorities alike.

This course is designed to provide the above learning outcomes which arise from targeted graduate capabilities listed in Appendix A. The targeted graduate capabilities broadly support the UNSW and Faculty of Engineering graduate attributes (listed in Appendix B). This course also addresses the Engineers Australia (National Accreditation Body) Stage I competency standard as outlined in Appendix C.

Syllabus
The subject starts with coverage of the full spectrum of modern power semiconductor devices, their characteristics, both static and switching. Modern power semiconductor devices eg, diodes, thyristors, MOSFETS, and other insulated gate devices such as the IGBT, MCT
and the FCT; Static and switching characteristics, gate drive and protection techniques; their drive circuit design and protection techniques including the snubber. Various topologies of power converter circuits are then treated, together with analysis of their operation, control characteristics, efficiency and other operational features. These include major areas of applications in AC-DC, DC-DC, and DC-AC power converter circuits. Analyses of input and output waveforms of these circuits so as to obtain their harmonic performance are also undertaken. A basic understanding of devices, circuit principles and implications in input/output waveform quality is stressed throughout the subject. Application considerations for remote and un-interruptible power supplies, and for computer systems, telecommunications, automobiles, traction and other industrial processes; Utility interaction, harmonic distortion, and power factor will also be included.

Staff Contact Details

<table>
<thead>
<tr>
<th>Role</th>
<th>Name</th>
<th>Email</th>
<th>Location</th>
<th>Phone</th>
</tr>
</thead>
<tbody>
<tr>
<td>Lab in-charge</td>
<td>G. Liyadipitiya</td>
<td><a href="mailto:gamini@unsw.edu.au">gamini@unsw.edu.au</a></td>
<td>EET115</td>
<td>NA</td>
</tr>
</tbody>
</table>

Topics Covered (timing of topics subject to change):

<table>
<thead>
<tr>
<th>Topic</th>
<th>OpenLearning Topic</th>
<th>Suggested Timings</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Introduction; Overview of power semiconductor devices, characteristics, heatsinks and thermal systems.</td>
<td>Weeks 1-2</td>
</tr>
<tr>
<td>2</td>
<td>Non-isolated dc-dc converters (buck, boost, buck-boost)</td>
<td>Weeks 3-4</td>
</tr>
<tr>
<td>3</td>
<td>dc-ac converters (inverters) – single- and three-phase</td>
<td>Weeks 5-6</td>
</tr>
<tr>
<td>4</td>
<td>Isolated dc-dc converters (flyback and forward converter)</td>
<td>Weeks 7-8</td>
</tr>
<tr>
<td>5</td>
<td>Rectifiers – diode, thyristors, single-phase and three-phase, uncontrolled and controlled</td>
<td>Weeks 9-10</td>
</tr>
</tbody>
</table>

Reading List:


Teaching Strategies

Delivery Mode
The teaching in this course aims at establishing an understanding of the areas covered using:

- Online materials including key concept videos, podcasts and possibly lecture recordings which provide students with a focus on the core analytical material in the course, together with qualitative, alternative explanations to aid your understanding;
- Tutorials, which allow for exercises in problem solving and allow time for you to resolve problems in understanding of lecture material;
- Laboratory work, which supports the formal lecture material and also provides you with skills necessary to perform experimental tasks, report writing and interpretation of experimental results. An online option will be provided though the experience will have a different focus.
- Online presence on OpenLearning of the main instructors on the course.

The online content is hosted on OpenLearning to guide learning of theoretical concepts and applications. Students will have contact with the lecturer/tutors once or twice a week for up to 3 hrs at a timetabled location, a weekly 1 hour tutorial session, a set of three-five timetabled laboratory sessions (3hrs each) distributed throughout weeks 3-11 that students must attend.

The mode of delivery requires students to be organised and keep up to date with the information on the OpenLearning site and their UNSW email.

Learning in this course
You are expected to attend allocated lab sessions. In addition to the viewing the online material and the lecture notes, you should read relevant sections of the recommended texts. Reading additional texts will further enhance your learning experience. UNSW assumes that self-directed study of this kind is undertaken in addition to attending classes throughout the course.

Tutorial/review classes
The lecture/tutorial/review sessions are the only timetabled contact students have with the lecturer and their tutors. In the lecture/review sessions, online delivered content will be supplemented with review and problem solving. It is vital that students come prepared with questions that have arisen from viewing the online content. Five to six tutorial sheets may be expected. Additionally, PSIM or LTSpice sessions may be arranged in appropriate computer rooms. Students will be expected to participate during tutorial sessions, in the form of questions, suggested solutions and methods. Participation between the students and the tutor should be viewed as desirable aspects of these sessions.

You should attempt all of your problem sheet questions in advance of attending any tutorial classes. The importance of adequate preparation prior to each tutorial cannot be overemphasized, as the effectiveness and usefulness of the tutorial depends to a large extent on this preparation.

Assignments:
Students, both undergraduate and postgraduate, will be given two hand-in questions and/or assignments (each worth 10% of the final course mark). Marks scored in these assignments should be indicative of the level of understanding of, and proficiency in, the topics covered. Assignments will appear on the OpenLearning site 2-3 weeks before their due dates.

**Laboratory:**

Undergraduate and postgraduate students in ELEC4614 will be required to perform three-five timetabled 3hr laboratory experiments. The timetabled laboratories will be conducted in the room indicated at the beginning of this course outline. Each experiment set will accommodate two or three students. The laboratory schedule will be released in week 1/2 with laboratories commencing week 3. Online labs will be available.

*Note that laboratory is a compulsory part of ELEC4614 and students must attend the laboratory during their allotted times and commence their experiments well in time. Late arrivals in the laboratory will not be allowed to proceed with the experiments.*

**Students must complete all timetabled experiments to qualify for further assessment.**

A sample list of laboratory experiments for this course is given below.

**Face-face Laboratory Experiments:**

**E1 - Buck DC-DC Converter**

This experiment introduces the step-down DC-DC PWM converter. Its steady-state characteristic in both continuous and discontinuous modes of operation is studied. The effects between the PWM duty cycle, switching frequency and buck inductor and capacitor values on the input/out characteristics are brought out. The dynamic characteristics of the converter are obtained through frequency response tests.

**E2 - Boost DC-DC Converter**

This experiment introduces the step-up DC-DC PWM converter. Its steady-state characteristic in both continuous and discontinuous modes of operation is studied. The effects between the PWM duty cycle, switching frequency and boost inductor and capacitor values on the input/out characteristics are brought out. The dynamic characteristics of the converter are obtained through frequency response tests.

**E3 - Single-phase Inverter**

An introduction to the H-bridge inverter, associated modulation schemes and the frequency spectra of voltage and current waveforms.

**E4 - Three-phase inverter**

This experiment introduces you to the three-phase inverter circuit. Switching schemes for producing three-phase balanced six-step (quasi-square wave) and sine modulated AC output voltages will be studied. Effects of modulation frequency and third-harmonic injection into the modulating waveform will be studied.

**E5 – Switching Characteristics**
Measure and understand the dynamic characteristics of diodes and semiconductor devices during turn-on and turn-off transients. Be able to determine devices losses using an oscilloscope.

Laboratory sheets are available from the OpenLearning site for this course. Students must bring a completed and signed laboratory form that confirms that the student has read and understood the expectations of the student and their conduct in the laboratory. This includes appropriate clothing, shoes etc.

All experiments are interfaced with high-speed digital storage oscilloscopes and digital signal processors, when appropriate, with multi-channel data acquisition, waveform generation, control and data analysis, so that complex controls and data analyses are performed quickly and easily.

**Laboratory Assessment:**

At the end of each laboratory session, each student will be required to show their laboratory results to the lab demonstrator for marking. Students are expected to prepare their log books with data, graphs and waveforms generated during their experiments. The lab demonstrator will mark their results and answers to lab sheet questions in their log books and keep a record for forwarding to the lecturer. The log books are expected to include statements about their main observations of performance and characteristics the circuit studied and their conclusions. Answers to questions set in last section of the laboratory sheets for each experiment must also be included.

*Note:* All figures/tables must be properly captioned. All graphs/oscilloscope traces must be properly labeled. Axes of all graphs and traces must be properly labeled and scaled. Operating conditions under which data were gathered must also be included.

**Tutorials:**

Online materials will be supplemented with problem solving sheets. Five to six tutorial sheets may be expected, each including about ten problems. These problem-solving sessions will be on most recently covered topics. Students will be expected to participate during these sessions, in the form of questions, suggested solutions and methods. Participation by students and the tutor should be viewed as desirable aspects of these sessions.

Tutorial sheets are available on OpenLearning. Solutions of problems set in tutorial sheets will be posted on the OpenLearning site progressively.

**Course Assessment:**

Students will be assessed according to the following scheme:

<table>
<thead>
<tr>
<th>Assessment</th>
<th>Percentage of Total</th>
</tr>
</thead>
<tbody>
<tr>
<td>Final Examination</td>
<td>60%</td>
</tr>
<tr>
<td>Hand-in Assignment 1 (due Friday week 3)</td>
<td>10%</td>
</tr>
</tbody>
</table>
Hand-in Assignment 2 (due Friday week 8) 10% of total
Laboratory assessment (due Friday week 10) 20% of total

**Hand-in Assignments x2** each worth 10% of the final mark. These exercises will enable you to assess your understanding of particular topics.

**Laboratory assessment** marks (weighted 20%) will be awarded according to your preparation (completing set preparation exercises and correctness of these or readiness for the lab in terms of pre-reading), how much of the lab you were able to complete, your understanding of the experiments conducted during the lab, the quality of the notes you write during your lab work (according to the guidelines given in lectures/demonstrators), and your understanding of the topic covered by the lab. No formal report is required for each lab, except that the Hand-in-Assignment will include a report on one or more of the experiments. The experiment allocation for the Hand-in-Assignment will be announced during the term.

**The final examination** will be worth 60%. Copies of examination papers (without solutions) for the past few years will be posted on OpenLearning.

The final exam in this course is a standard closed-book 2-hour written examination, comprising **four questions of which three must be answered**. The examination tests analytical and critical thinking and general understanding of the course material in a controlled fashion. Questions may be drawn from any aspect of the course (including laboratory), unless specifically indicated otherwise by the lecturer. Marks will be assigned according to the correctness of the responses. Only University approved calculators are allowed. *Please note that you must pass the final exam in order to pass the course.*
Other matters

Attendance

Regular and punctual attendance at all classes is expected. UNSW regulations state that if students attend less than 80% of scheduled classes they may be refused final assessment. Students may be asked to sign an attendance list for each lecture and tutorial class. Note again that all lab experiments must be completed in order to be eligible for final assessment.

<table>
<thead>
<tr>
<th>Assessment</th>
<th>Learning outcomes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Laboratory practical assessments</td>
<td>✓</td>
</tr>
<tr>
<td>Assignment</td>
<td>✓</td>
</tr>
<tr>
<td>Lab examination</td>
<td>✓</td>
</tr>
<tr>
<td>Final exam</td>
<td>✓</td>
</tr>
</tbody>
</table>

Academic Honesty and Plagiarism

Plagiarism is the unacknowledged use of other people’s work, including the copying of assignment works and laboratory results from other students. Plagiarism is considered a form of academic misconduct, and the University has very strict rules that include some severe penalties. For UNSW policies, penalties and information to help you avoid plagiarism, see http://www.lc.unsw.edu.au/plagiarism. To find out if you understand plagiarism correctly, try this short quiz: https://student.unsw.edu.au/plagiarism-quiz.

Student Responsibilities and Conduct

Students are expected to be familiar with and adhere to all UNSW policies (see https://my.unsw.edu.au/student/atoz/ABC.html), and particular attention is drawn to the following:

Workload

It is expected that you will spend at least twelve to fourteen hours per week studying a 6 UoC course, from Week 1 until the final assessment, including both face-to-face classes and independent, self-directed study. In periods where you need to complete assignments or prepare for examinations, the workload may be greater. Over-commitment has been a common source of failure for many students. You should take the required workload into account when planning how to balance study with employment and other activities.

Attendance

Regular and punctual attendance at all classes is expected. UNSW regulations state that if students attend less than 80% of scheduled classes they may be refused final assessment.

General Conduct and Behaviour

Consideration and respect for the needs of your fellow students and teaching staff is an expectation. Conduct which unduly disrupts or interferes with a class is not acceptable and students may be asked to leave the class.
Work Health and Safety
UNSW policy requires each person to work safely and responsibly, in order to avoid personal injury and to protect the safety of others.

Keeping Informed
Announcements may be made during classes, via email (to your student email address) or via OpenLearning and other teaching platforms like Moodle. From time to time, UNSW will send important announcements via these platforms without providing any paper copy. Please note that you will be deemed to have received this information, so you should take careful note of all announcements.

Special Consideration and Supplementary Examinations
You must submit all assignments and attend all examinations scheduled for your course. As of Term 1 2019, assessment of applications for Special Consideration will be managed centrally and the University has introduced a “fit to sit/submit” rule. You will no longer be required to take your original documentation to The Nucleus for verification. Instead, UNSW will conduct source checks on documentation for verification purposes. You can apply for special consideration when illness or other circumstances beyond your control interfere with an assessment performance. If you need to submit an application for special consideration for an exam or assessment, you must submit the application prior to the start of the exam or before the assessment is submitted, except where illness or misadventure prevent you from doing so. If you sit an exam or submit an assignment, you are declaring yourself well enough to do so.

Continual Course Improvement
This course is under constant revision in order to improve the learning outcomes for all students. Please forward any feedback (positive or negative) on the course to the course convener or via the Course and Teaching Evaluation and Improvement Process. You can also provide feedback to ELSOC who will raise your concerns at student focus group meetings.

2015 feedback: As a result of previous feedback obtained for this course we replaced an existing laboratory exercise which students had found difficulty understanding (Unity-power factor converter) with one that demonstrates the detailed characteristics of semiconductor devices to enhance understanding of the switching transients of diodes, MOSFETs and IGBTs.
2016 feedback: Lab exercises 1, 2, and 3 have been modified to reduce the number of test results required to be taken. OpenLearning website developed.
2017 feedback: further modifications to lab exercises and development of the summer online course. Revised OpenLearning site developed based around topics.
2018 feedback: Revised OpenLearning site developed based around topics.
2019 feedback: Further OpenLearning site developments and adjustments for trimesters.
2020 feedback: Feedback on online-only delivery mode due to COVID-19 issues.

Administrative Matters
On issues and procedures regarding such matters as special needs, equity and diversity, occupational health and safety, enrolment, rights, and general expectations of students, please refer to the School and UNSW policies:
http://www.engineering.unsw.edu.au/electrical-engineering/policies-and-procedures
https://my.unsw.edu.au/student/atoz/ABC.html
Appendix A: Targeted Graduate Capabilities

Electrical Engineering and Telecommunications programs are designed to address the following targeted capabilities which were developed by the school in conjunction with the requirements of professional and industry bodies:

- The ability to apply knowledge of basic science and fundamental technologies;
- The skills to communicate effectively, not only with engineers but also with the wider community;
- The capability to undertake challenging analysis and design problems and find optimal solutions;
- Expertise in decomposing a problem into its constituent parts, and in defining the scope of each part;
- A working knowledge of how to locate required information and use information resources to their maximum advantage;
- Proficiency in developing and implementing project plans, investigating alternative solutions, and critically evaluating differing strategies;
- An understanding of the social, cultural and global responsibilities of the professional engineer;
- The ability to work effectively as an individual or in a team;
- An understanding of professional and ethical responsibilities;
- The ability to engage in lifelong independent and reflective learning.
Appendix B: UNSW Graduate Attributes

The course delivery methods and course content addresses a number of core UNSW graduate attributes, as follows:

- Developing scholars who have a deep understanding of their discipline, through lectures and solution of analytical problems in tutorials and assessed by assignments and written examinations.
- Developing rigorous analysis, critique, and reflection, and ability to apply knowledge and skills to solving problems. These will be achieved by the laboratory experiments and interactive checkpoint assessments and lab exams during the labs.
- Developing capable independent and collaborative enquiry, through a series of tutorials spanning the duration of the course.
- Developing digital and information literacy and lifelong learning skills through assignment work.
### Appendix C: Engineers Australia (EA) Professional Engineer Competency Standard

<table>
<thead>
<tr>
<th>Program Intended Learning Outcomes</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>PE1: Knowledge and Skill Base</strong></td>
</tr>
<tr>
<td>PE1.1 Comprehensive, theory-based understanding of underpinning fundamentals</td>
</tr>
<tr>
<td>PE1.2 Conceptual understanding of underpinning maths, analysis, statistics, computing</td>
</tr>
<tr>
<td>PE1.3 In-depth understanding of specialist bodies of knowledge</td>
</tr>
<tr>
<td>PE1.4 Discernment of knowledge development and research directions</td>
</tr>
<tr>
<td>PE1.5 Knowledge of engineering design practice</td>
</tr>
<tr>
<td>PE1.6 Understanding of scope, principles, norms, accountabilities of sustainable engineering practice</td>
</tr>
<tr>
<td><strong>PE2: Engineering Application Ability</strong></td>
</tr>
<tr>
<td>PE2.1 Application of established engineering methods to complex problem solving</td>
</tr>
<tr>
<td>PE2.2 Fluent application of engineering techniques, tools and resources</td>
</tr>
<tr>
<td>PE2.3 Application of systematic engineering synthesis and design processes</td>
</tr>
<tr>
<td>PE2.4 Application of systematic approaches to the conduct and management of engineering projects</td>
</tr>
<tr>
<td><strong>PE3: Professional and Personal Attributes</strong></td>
</tr>
<tr>
<td>PE3.1 Ethical conduct and professional accountability</td>
</tr>
<tr>
<td>PE3.2 Effective oral and written communication (professional and lay domains)</td>
</tr>
<tr>
<td>PE3.3 Creative, innovative and pro-active demeanour</td>
</tr>
<tr>
<td>PE3.4 Professional use and management of information</td>
</tr>
<tr>
<td>PE3.5 Orderly management of self, and professional conduct</td>
</tr>
<tr>
<td>PE3.6 Effective team membership and team leadership</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>LO</th>
<th>PE1. 1</th>
<th>PE1. 2</th>
<th>PE1. 3</th>
<th>PE1. 4</th>
<th>PE1. 5</th>
<th>PE1. 6</th>
<th>PE2. 1</th>
<th>PE2. 2</th>
<th>PE2. 3</th>
<th>PE2. 4</th>
<th>PE3. 1</th>
<th>PE3. 2</th>
<th>PE3. 3</th>
<th>PE3. 4</th>
<th>PE3. 5</th>
<th>PE3. 6</th>
</tr>
</thead>
<tbody>
<tr>
<td>LO 1</td>
<td>D</td>
<td>B</td>
<td>B</td>
<td>C</td>
<td>C</td>
<td>D</td>
<td>D</td>
<td>D</td>
<td>D</td>
<td>D</td>
<td>D</td>
<td>D</td>
<td>D</td>
<td>D</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LO 2</td>
<td>D</td>
<td>B</td>
<td>B</td>
<td>C</td>
<td>C</td>
<td>D</td>
<td>D</td>
<td>D</td>
<td>D</td>
<td>D</td>
<td>D</td>
<td>D</td>
<td>D</td>
<td>D</td>
<td>D</td>
<td></td>
</tr>
<tr>
<td>LO 3</td>
<td>D</td>
<td>B</td>
<td>B</td>
<td>C</td>
<td>C</td>
<td>D</td>
<td>D</td>
<td>D</td>
<td>D</td>
<td>D</td>
<td>D</td>
<td>D</td>
<td>D</td>
<td>D</td>
<td>D</td>
<td></td>
</tr>
</tbody>
</table>